View 74LVC273_19388.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
74LVC273 Octal D-type flip-flop with reset; positive-edge trigger
Product specification Supersedes data of 1996 Jun 06 IC24 Data Handbook 1998 May 20
Philips Semiconductors
Philips Semiconductors
Product specification
Octal D-type flip-flop with reset; positive-edge trigger
74LVC273
FEATURES
* Wide supply voltage range of 1.2V to 3.6V * Conforms to JEDEC standard 8-1A * Inputs accept voltages up to 5.5V * CMOS low power consumption * Direct interface with TTL levels * Output drive capability 50 transmission lines @ 85C
DESCRIPTION
The 74LVC273 is a low-voltage Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. The 74LVC273 has eight edge-triggered , D-type flip-flops with individual D inputs and Q outputs. The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output (Qn) of the flip-flop. All outputs will be forced LOW independently of clock or data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the clock and master reset are common to all storage elements.
QUICK REFERENCE DATA
GND = 0V; Tamb = 25C; tr =tf v2.5 ns SYMBOL tPHL/tPLH fmax CI CPD PARAMETER Propagation delay CP to Qn; MR to Qn Maximum clock frequency Input capacitance Power dissipation capacitance per flip-flop VI = GND to VCC1 CONDITIONS CL = 50pF VCC = 3.3V TYPICAL 6.0 6.0 230 5.0 22 UNIT ns MHz pF pF
NOTE: 1 CPD is used to determine the dynamic power dissipation (PD in W) VCC2 x fi )S (CL VCC2 fo) where: PD = CPD fi = input frequency in MHz; CL = output load capacity in pF; fo = output frequency in MHz; VCC = supply voltage in V; VCC2 fo) = sum of the outputs. S (CL
ORDERING INFORMATION
PACKAGES 20-Pin Plastic SO 20-Pin Plastic SSOP Type II 20-Pin Plastic TSSOP Type I TEMPERATURE RANGE -40C to +85C -40C to +85C -40C to +85C OUTSIDE NORTH AMERICA 74LVC273 D 74LVC273 DB 74LVC273 PW NORTH AMERICA 74LVC273 D 74LVC273 DB 74LVC273PW DH DWG NUMBER SOT163-1 SOT339-1 SOT360-1
PIN CONFIGURATION
MR Q0 D0 D1 Q1 Q2 D2 D3 Q3 1 2 3 4 5 6 7 8 9 20 19 18 17 16 15 14 13 12 11 VCC Q7 D7 D6 Q6 Q5 D5
PIN DESCRIPTION
PIN NUMBER 1 2, 5, 6, 9, 12, 15, 16, 19 3, 4, 7, 8, 13, 14, 17, 18 10
D4 Q4 CP
SYMBOL MR Q0 - Q7
FUNCTION Master reset input (active LOW) Flip-flop outputs
D0 - D7 GND CP VCC
Data inputs Ground (0V) Clock input (LOW-to-HIGH, edge-triggered) Positive power supply
11 20
GND 10
SY00051
1998 May 20
2
853-2064 19419
Philips Semiconductors
Product specification
Octal D-type flip-flop with reset; positive-edge trigger
74LVC273
LOGIC SYMBOL
11
IEEE/IEC LOGIC SYMBOL
CP MR Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 MR 2 D0 5 6 9 12 15 16 19 D1 D2 D3 D4 D5 11 1 3 4 7 8 13 14 17 18 R 1D 2 5 6 9 12 15 16 19 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 C1
CP 3 4 7 8 13 14 17 18 D0 D1 D2 D3 D4 D5 D6 D7
D6 D7
SY00050
FUNCTION TABLE
1
SY00052
OPERATING MODES Reset (clear) Load `1' Load `0'
INPUTS MR L H H CP X Dn X h I
OUTPUT Q0 - Q7 L H L
H = HIGH voltage level h = HIGH voltage level one set-up time prior to the HIGH-to-LOW CP transition L = LOW voltage level I = LOW voltage level one set-up time prior to the HIGH-to-LOW CP transition = LOW-to-HIGH transition X = Don't care
RECOMMENDED OPERATING CONDITIONS
LIMITS SYMBOL PARAMETER DC supply voltage (for max. speed performance) VCC VI VI/O VO Tamb tr, tf DC supply voltage (for low-voltage applications) DC Input voltage range DC Input voltage range for I/Os DC output voltage range Operating free-air temperature range Input rise and fall times VCC = 1.2 to 2.7V VCC = 2.7 to 3.6V CONDITIONS MIN 2.7 1.2 0 0 0 -40 0 0 MAX 3.6 V 3.6 5.5 VCC VCC +85 20 10 V V V C ns/V UNIT
1998 May 20
3
Philips Semiconductors
Product specification
Octal D-type flip-flop with reset; positive-edge trigger
74LVC273
ABSOLUTE MAXIMUM RATINGS1
In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V) SYMBOL VCC IIK VI IOK VO IO IGND, ICC Tstg PARAMETER DC supply voltage DC input diode current DC input voltage DC output diode current DC output voltage DC output source or sink current DC VCC or GND current Storage temperature range Power dissipation per package - plastic mini-pack (SO) - plastic shrink mini-pack (SSOP and TSSOP) above +70C derate linearly with 8 mW/K above +60C derate linearly with 5.5 mW/K VI t0 Note 2 VO uVCC or VO t 0 Note 2 VO = 0 to VCC CONDITIONS RATING -0.5 to +6.5 -50 -0.5 to +5.5 "50 -0.5 to VCC +0.5 "50 "100 -65 to +150 500 500 mW UNIT V mA V mA V mA mA C
PTOT
NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
DC ELECTRICAL CHARACTERISTICS
Over recommended operating conditions voltages are referenced to GND (ground = 0V) LIMITS SYMBOL PARAMETER TEST CONDITIONS Temp = -40C to +85C MIN VIH HIGH level Input voltage VCC = 1.2V VCC = 2.7 to 3.6V LOW level Input voltage VCC = 1.2V VCC = 2.7 to 3.6V VCC = 2.7V; VI = VIH or VIL; IO = -12mA VO OH HIGH level output voltage VCC = 3.0V; VI = VIH or VIL; IO = -100A VCC = 3.0V; VI = VIH or VIL; IO = -12mA VCC = 3.0V; VI = VIH or VIL; IO = -24mA VCC = 2.7V; VI = VIH or VIL; IO = 12mA VOL LOW level output voltage VCC = 3.0V; VI = VIH or VIL; IO = 100A VCC = 3.0V; VI = VIH or VIL; IO = 24mA II IOZ ICC ICC Input leakage current 3-State output OFF-state current Quiescent supply current Additional quiescent supply current VCC = 3 6V; VI = 5 5V or GND 3.6V; 5.5V VCC = 3.6V; VI = VIH or VIL; VO = VCC or GND VCC = 3.6V; VI = VCC or GND; IO = 0 VCC = 2.7V to 3.6V; VI = VCC -0.6V; IO = 0 "0 1 "0.1 0.1 0.1 5 VCC*0.5 VCC*0.2 VCC*0.6 VCC*1.0 0.40 0.20 0.55 "5 "10 10 500 A A A A V VCC V VCC 2.0 GND V 0.8 TYP1 MAX V UNIT
VIL
NOTE: 1. All typical values are at VCC = 3.3V and Tamb = 25C.
1998 May 20
4
Philips Semiconductors
Product specification
Octal D-type flip-flop with reset; positive-edge trigger
74LVC273
AC CHARACTERISTICS
GND = 0V; tR = tF = 2.5ns; CL = 50pF; RL = 500; Tamb = -40C to +85C. LIMITS SYMBOL tPHL tPLH tPHL tW tW trem tsu th fmax PARAMETER Propagation delay CP to Qn Propagation delay MR to Qn Clock pulse width HIGH or LOW Master reset pulse width LOW Removal time MR to CP Set-up time Dn to CP Hold time Dn to CP Maximum clock pulse frequency WAVEFORM VCC = 3.3V 0.3V MIN 1 2 1 2 2 3 3 1 4 4 2 2 0 125 TYP1 6.0 6.3 1.2 1.2 -1.0 0.7 -0.6 MAX 10.2 11.0 5 5 3 3 0 100 MIN VCC = 2.7V TYP 6.6 7.4 1.8 1.7 -1.0 1.0 -0.9 MAX 11.2 12.0 ns ns ns ns ns ns ns MHz UNIT
NOTE: 1. These typical values are at VCC = 3.3V and Tamb = 25C.
AC WAVEFORMS
VM = 1.5V at VCC w 2.7V. VM = 0.5 VCC at VCC t 2.7V. VOL and VOH are the typical output voltage drop that occur with the output load.
1/fMAX VI CP INPUT GND tw VOH Qn OUTPUT VOL tPHL VM tPLH VM VI VI CP INPUT GND tsu th tsu th VM
Dn INPUT
GND
VOH Qn OUTPUT
VOL
SW00078
Waveform 1. Clock (CP) to output (Qn) propagation delays, the clock pulse width and the maximum clock pulse frequency
VCC MR INPUT GND VCC CP INPUT GND VOH Qn OUTPUT VOL tPHL VM tw trem VM VM VM
NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.
Waveform 3. Data set-up and hold times for the data input (Dn)
SY00053
Waveform 2. Master reset (MR) pulse width, the master reset to output (Qn) propagation delays and the master reset to clock (CP) removal time
1998 May 20
5
EEEEEEE EEEE EE EE EEEEEEE EEEE EE EE EEEEEEE EEEE EE EE
VM VM
SW00079
Philips Semiconductors
Product specification
Octal D-type flip-flop with reset; positive-edge trigger
74LVC273
TEST CIRCUIT
90% VS1 Open GND VO D.U.T. tTLH (tr) RT CL RL POSITIVE PULSE 10% Test Circuit for 3-State Outputs tW VM = 1.5V Input Pulse Definition 90% VM 90% VM 10% 0V tTHL (tf) VI RL NEGATIVE PULSE VM 10% tTHL (tf) 10% 0V VI PULSE GENERATOR tTLH (tr) tW VM VI
VCC
S1
90%
Switch position TEST tPLH/tPHL tPLZ/tPZL tPHZ/tPZH S1 Open VS1 GND
DEFINITIONS
VCC < 2.7V 2.7-3.6V VI VCC 2.7V
VS1 RL = Load resistor; see AC CHARACTERISTICS for value.
2 < VCC 2 < VCC
CL = Load capacitance includes jig and probe capacitance: See AC CHARACTERISTICS for value. RT = Termination resistance should be equal to ZOUT of pulse generators.
SY00044
Waveform 4. Load circuitry for switching times
1998 May 20
6
Philips Semiconductors
Product specification
Octal D-type flip-flop with reset; positive-edge trigger
74LVC273
SO20: plastic small outline package; 20 leads; body width 7.5 mm
SOT163-1
1998 May 20
7
Philips Semiconductors
Product specification
Octal D-type flip-flop with reset; positive-edge trigger
74LVC273
SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm
SOT339-1
1998 May 20
8
Philips Semiconductors
Product specification
Octal D-type flip-flop with reset; positive-edge trigger
74LVC273
TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm
SOT360-1
1998 May 20
9
Philips Semiconductors
Product specification
Octal D-type flip-flop with reset; positive-edge trigger
74LVC273
DEFINITIONS
Data Sheet Identification
Objective Specification
Product Status
Formative or in Design
Definition
This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.
Preliminary Specification
Preproduction Product
Product Specification
Full Production
Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. LIFE SUPPORT APPLICATIONS Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act. (c) Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Document order number: Date of release: 05-96 9397-750-04505
Philips Semiconductors

▲Up To Search▲

Price & Availability of 74LVC273

	To Download 74LVC273 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .